This paper presents a compact programmable biphasic stimulator for cochlear implants. By employing double-loop negative feedback, the output impedance of the current generator is increased, while maximizing the voltage compliance of the output transistor. To make the stimulator circuit compact, the stimulation current is set by scaling a reference current using a two stage binary-weighted transistor DAC (comprising a 3 bit high-voltage transistor DAC and a 4 bit low-voltage transistor DAC). With this structure the power consumption and the area of the circuit can be minimized. The proposed circuit has been implemented in AMS 0.18µm highvoltage CMOS IC technology, using an active chip area of about 0.042mm 2 . Measurement results show that proper charge balance of the anodic and cathodic stimulation phases is achieved and a dc blocking capacitor can be omitted. The resulting reduction in the required area makes the proposed system suitable for a large number of channels.
Introduction
A cochlear implant (CI) is a surgically implanted electronic device that bypasses the damaged parts of the inner ear and directly stimulates the remaining hearing nerve fibers in the cochlea with electrical signals [1] . In general, a cochlear implant consists of an external part and an internal part. The external part comprises: 1) a microphone, which picks up sound from the environment; 2) a speech processor which selectively filters sound to prioritize audible speech, splits the sound into channels and sends the electrical sound signals through a thin cable to the transmitter; and 3) a transmitter, which is a coil held in position by a magnet placed behind the outer ear, that transmits power and the processed sound signals through the skin to the internal part. The internal part comprises: 1) a receiver and a stimulator that convert the signals into electric impulses and sends them through an internal cable to the electrodes; 2) an electrode array inserted inside the cochlea, which sends the impulses to the nerves in the scala tympani and then directly to the brain through the auditory nerve system. Generally, users can understand speech by using the device in a clean environment, i.e., without background noise or when communicating via the telephone. This paper will focus on the stimulator that is responsible for generating electric pulses. Since the stimulator is implanted inside the body, a small size and a low power consumption are critical requirements, especially if a large number of channels is preferred. Moreover, the circuit must be able to provide charge-balanced stimulation in order to prevent tissue damage [2] . A current mode stimulator seems to be an attractive method because the amount of charge injected into the tissue can easily be defined by the current amplitude and the duration of the pulses.
Several current mode stimulators have been reported thus far. Stimulators based on a current mirror circuit have been widely used [3] - [12] . To maintain constant current stimulation, wideswing and regulated cascode current mirror topologies are used but these limit the voltage compliance. Moreover, when using a dual supply with two current sources to create the stimulator, additional circuitry to match the two current sources is needed to ensure charge cancellation [4] - [6] . A voltage-controlled resistor based implementation has been presented in [7] to achieve a high voltage compliance but it needs additional circuitry to reduce non-linearity. A blocking capacitor free stimulator using dynamic current matching is a useful idea to reduce the size of the implant and preserve a charge error less than 6pC [8] . However, a dual supply is used and additional circuitry is needed in this method.
Another issue is related to making the output current programmable. In many cases a digitalto-analog converter (DAC) is used to generate a programmable reference current [3] - [5] , [9] , [10] . Then, a current mirror replicating or scaling the reference current is used to provide the stimulation current. All these system blocks consume power and area. It has therefore been suggested to combine the DAC function into the output current stage in order to reduce the complexity and minimize the silicon area and power consumption [11] . Our work has adopted this suggestion and tackles several other drawbacks mentioned in the previous paragraph.
In this paper, a current mode, biphasic neural stimulator for application in cochlear implants is proposed. It uses a compact stimulator circuit, avoids the use of external blocking capacitors by achieving a good charge balance and thereby allows an increase in the number of stimulator channels. By using a double-loop negative feedback topology, the output impedance of the current source can be maximized while only one effective drain-source voltage drop (V eff ) is required. This means that more voltage headroom at the tissue is achieved and more charge can be conveyed into the tissue.
The circuit provides a programmable biphasic stimulator that includes the DAC function embedded in the output current stage. By using a two stage binary-weighted transistor DAC configuration (employing high-voltage and low-voltage DAC topologies), the settling time of the stimulation pulse improves, and the area of the circuit is minimized.
Moreover, by using a single current source from a single supply, we achieve charge-balanced stimulation during every stimulation cycle and avoid the need for a dual supply. A switch array is used to reverse the current direction.
The remaining sections of the paper are organized as follows. Section 2 presents the system design of the proposed stimulator. Section 3 describes the circuit implementation and the fabrication of the proposed stimulator. The measurement results are presented in Section 4. The conclusions are given in the final section.
System design
The stimulator uses a single supply and a single current source stimulation scheme as depicted in Fig. 1(a) . The configuration consists of three main parts, the load, Z L , representing the tissue and the electrode-tissue interface, the switch array (S 1 , S 2 , and S 3 ) and the current source, I stim . The individual parts will be described in the following subsections.
Electrode-Tissue Interface Model
The load of the stimulator comprises the tissue and the electrode-tissue interface which can be modeled in the electrical domain. In this work a simple model is used as shown in Fig. 1 (b) [13] . R s corresponds to the resistance of the electrode leads and the tissue. In practice the resistance of the electrolyte (the tissue) will be much higher and is therefore the dominant component. C dl and R f correspond to the interface between the electrode and the tissue. C dl is the double-layer capacitance and R f is the Faradaic resistance. For simplify, we assume that R f remains large (>1MΩ) during the stimulation pulse (<100µs), and can therefore be neglected. The stimulator chip is designed for electrode-tissue impedances in the range of R S =1kΩ~10kΩ, C L =1nF~10nF (RC series impedance in cochlear implants) [8] .
Switch Array
The stimulation pattern is controlled by the switch array comprising switches S 1 , S 2 , and S 3 . The principle of constant current biphasic stimulation can be described using Fig. 1(c) . When switches S 1 are closed (t c ) the current flows from A to C. When switches S 2 are closed and S 1 are opened (t a ) the current reverses its direction. An inter-phase delay (t i ) is added between the stimulation phases when switches S 1 and S 2 are opened. Switch S 3 is used to short circuit and thus passively discharge the tissue. The advantage of using the switch array for performing both anodic and cathodic current injection is that only a single voltage supply is needed. Also, since only one source is used, the currents are easily matched during both phases.
High Output Resistance Current Source
A straightforward implementation of a current driver uses a current mirror which is often cascoded in order to have a sufficiently high output resistance [14] . Fig. 2(a) shows the simplest version of a PMOS cascode current mirror. A small reference current, I DAC , generated from a digital to analog converter, is applied through diode connected transistors M 1 and M 4 . Subsequently, the current is scaled up by a factor n to become the stimulation current, I stim , flowing through transistors M 2 , M 3 , and load Z L . In this case, the output resistance equals g m3 r o3 r o2 , where r o2 and r o3 are the output resistance of M 2 and M 3 , respectively, To increase V L , a current mirror employing active feedback to boost the output impedance can be used. In Fig. 2(b) , a high-gain amplifier, A v , is applied to make the drain voltage of M 2 equal to the drain voltage of M 1 . The same biasing condition makes I stim n times I DAC . The output resistance of the active feedback current generator is given by A v g m3 r o3 r o2 . This causes V d to become V eff3 + V eff2 . Due to the fact that the output resistance of this mirror is higher than in the previous cases but requires less V d , this cascoded structure is popularly used in neural stimulation [4] , [15] .
Proposed Current Source
In order to allow for an even higher V L , we proposed a high output impedance current source that requires V d to be only a single V eff [16] , [17] . The concept of the proposed current source is shown in Fig. 3(a) . It contains two feedback loops. The first local one is used for high precision down scaling of I stim (to I stim /n). Transistor M 2 generates I stim flowing through Z L . The gate terminal of transistor M 1 is connected to the gate terminal of M 2 to accurately scale down the current flowing through M 3 to summing node A. Based on the same principle as used for the current mirror of Fig. 2(b) , A v is used to force the drain terminals of M 1 and M 2 to be equal, resulting in a very precisely copied current I stim /n flowing into node A. This current will be compared with I DAC and an error current, I e , equal to 
flows into transimpedance amplifier Z m converting the very small I e into the voltage needed at the gate of M 2 to produce I stim . I e will be forced to be zero by the large loop gain of the second global feedback loop creating a relationship of
We can simplify the feedback block diagram of the proposed circuit as shown in Fig. 3(b) . The loop gain of the system can be found to be
where G m2 is the transconductance gain of transistor M 2 .
To maintain the desired current given by (2) , LG needs to be as large as possible. Since G m2 is limited by the values of I stim and the dimension of M 2 and n is preferred to be high (10-100) to keep the total power consumption low, a large Z m becomes the main factor that defines the accuracy of the proposed circuit.
The simulated output current versus the voltage headroom of the three current source designs V L , the simple cascode ( Fig. 2(a) ), the regulated cascode ( Fig. 2(b) ), and the proposed circuit ( Fig. 3(a) ) is shown in Fig. 4(a) . AMS 0.18µm high-voltage technology parameters were used for circuit simulations. The simulation is performed using the same transistor dimensions for all three designs. A high voltage supply (>10V) is needed to accommodate the maximum current required (1mA) through the maximum load expected (< 20kΩ). V DD is set at 18V and I DAC is 50µA, yielding I stim =1mA with a scaling factor of n = 20. Ideal op-amps with a gain A v = 200 are used for the circuits in Figs. 2(b) and Fig. 3(a) . V L was varied from 0 to 18 V with a 0.5V step size by using an ideal voltage source, as we can see the proposed current source achieves a larger voltage headroom than those of the others. This verifies that the proposed current source can inject more charge into the tissue for the same supply voltage. 
Circuit implementation
From the concept as described in the previous section, we have derived a programmable biphasic stimulator circuit for cochlear implants. The design aims to support the flexible electrode array as developed in the SMAC-It (Smart cochlear implants) project [18] . In order to reduce the size and parasitic capacitances of the stimulator output transistor (M 2 ), the proposed current source was modified as shown in Fig. 4(b) . I stim is created by scaling a reference current 
To make n and m programmable M 7 and M 2 are implemented using a binary weighted DAC scheme. The circuit diagram of the implemented stimulator circuit is shown in Fig. 5(a) . This requires the use of high-voltage (HV) transistors (indicated by the thick drain terminal) combined with low-voltage (LV) transistors. To minimize the area occupied by the circuit, the number and size of HV transistors used should be as small as possible. The design of the individual subcircuits will be described in the next subsections.
High-Voltage and Low-Voltage DAC Configuration
In order to create a 10µA resolution for a 1mA full-scale stimulation current, a 7-bit resolution is required. The silicon area of the circuit can be minimized when using two stages in cascade, a HV DAC and a LV DAC. The number of bits in the HV DAC should be as small as possible. This will reduce the number of (large) HV transistors resulting in a smaller area as well as a lower parasitic capacitance. However, a certain minimum equivalent transistor size is needed to be able to supply the maximum stimulation current. In our design 3 bits for the HV DAC was found to be optimal.
The remaining 4 bits can be implemented using LV transistors. These transistors are much smaller, making the area contribution negligible compared to the area occupied by the HV DAC.
The reference current was chosen to be I ref = 10µA. By enabling one or more transistors in the binary weighted DACs (using transistor switches), I stim can be made programmable using the following relation:
in which u and l are the bit-numbers of the enabled HV transistors M 2 and LV transistors M 7 , respectively. In this way the LV DAC can generate a current in steps of 10µA from 10µA to 150µA. The HV DAC can scale this current with a factor 1 up to 7, resulting in a maximum stimulation current of 1.05mA.
Differential Amplifier A v
Amplifier A v is used in the feedback loop to control the drain voltage of M 1 . It is implemented using a standard differential amplifier (using HV transistors) with an active load as depicted in Fig. 5(b) . An offset voltage source, V off , is needed at the output of the amplifier to bias the gate of M3 properly. It was implemented using a diode connected LV transistor chain and current sources I s = 10µA. The minimum common mode input voltage that the amplifier can handle is about 3V because of the biasing of the LV DAC. When V a < 3V an error is introduced in the output current because V DS,M2 ≠V DS,M1 . However this error is small because |V DS,M2 | >> |V DS,M1 -V DS,M2 |.
Switch Array
The implemented switch array is shown in Fig. 6(a) . The upper switches can be implemented using PMOS HV transistors. The minimum gate length (1.5µm) permitted by the process was chosen to provide low on-resistance. A gate width of 50µm was chosen.
The lower switches are implemented using NMOS HV transistors. The gate lengths and widths were chosen 1.5µm and 15µm, respectively. It should be noted that at node n the voltage with respect to ground can become negative because of the charging of C L and the subsequent reversed current direction during the charge cancellation phase. Therefore a substrate isolated Schottky diode is placed in series to prevent leakage between the substrate and the drain of the transistor. Switch S 3 is implemented using back-to-back PMOS transistors with their source terminals biased at V DD . The back-to-back configuration is necessary in order to allow for current flow in both directions. Finally, a standard cross-coupled level shifter is used to convert a LV control signal into a HV control signal,V control [19] .
The dimensions of the transistors are indicated in Table 1 and were selected to suit their application in fully implantable cochlear implants.
Measurement results
The stimulator circuit has been implemented in AMS 0.18µm HV CMOS technology. The active area is approximately 200 µm × 210 µm. The layout capture and the micrograph of the chip are depicted in Fig. 6(b) and Fig. 6(c) , respectively. From the layout it can be seen that the HV transistors dominate the area. The area was minimized by implementing multiple HV transistors in the same deep n-well whenever possible, e.g. in the HV DAC.
The measurement setup is presented in Fig. 7 . An external 18V supply is used for the main circuit. A 5V supply is used for powering the pad ring of the chip. The control of the HV and LV DACs were set by DIP switches. I ref and I s were set at 10µA by a Keithley 6430 Sub-Femtoamp source meter. Finally, 5 digital outputs from an Arduino UNO microcontroller board were used in order to control the timing and current direction of the switch array. 
Output DC Characteristic
First the accuracy of the stimulation current was measured. For this, the load was chosen to be a single resistor R L =10 kΩ without a capacitor. The output current was measured using a Keithley 6430 Sub-Femtoamp source meter. Fig. 8(a) shows the measured output current versus full-scale digital input code for the positive and negative stimulation direction, respectively. The current values in both positive and negative directions are almost identical, which is required for proper charge balancing. The percentage of current mismatch is 0.02% and 0.3% at the minimum and maximum output current, respectively. The average percentage of current mismatch over the entire digital input code is 0.05%. This is mainly because of the mismatch error at the most significant bit transistors.
The measured output current versus output voltage at several stimulation current levels is shown in Fig. 8(b) . The output voltage was varied from 0 to 18V with a 0.5V step size by using a Keithley 6430 Sub-Femtoamp source meter as a voltage source. The voltage headroom is about 12.5V and 16.5V at maximum and minimum stimulation current, respectively. This value is mainly limited due to the relatively small dimensions of the HV DAC transistors. The voltage headroom can be increased by increasing the width of the HV DAC transistors. Moreover, the voltage headroom also depends on the voltage across the switch array. This voltage is related to the dimensions of the HV switch transistors in order to allow the maximum stimulation current to pass through. In this design it also depends on the voltage across the Schottky diode. This diode has a small (0.4V) voltage drop.
The output resistance calculated from the measurement results plotted in Fig. 8(b) is about 33 MΩ and 500kΩ at I stim =10µA and 1.05mA, respectively.
Biphasic Stimulation
Next, the chip was measured while providing a programmable biphasic stimulation current in the range of I stim =10µA (minimum) to 1.05mA (maximum). The digital outputs from the microcontroller board are used to control the timing of the biphasic waveform. The pulse widths of t a , t i and t c were set to 50µs, and the total cycle time to 600µs. The measured output voltage for I stim = 50µA and 1.05mA at a 10 kΩ resistive load are shown in Fig. 9(a) . Fig. 9(b) shows the measured biphasic output voltages of I stim across a 10kΩ+10nF load. The spikes due to switching, and consequently settling of the stimulator current sources (see the magnified output voltage in Fig. 9(b) do not contribute to significant charge mismatch, as will be discussed in the next section.
In order to test the stimulator in a realistic situation, the load was changed to a CI electrode array in 0.9% saline solution. Clarion HiFocus Cochlear electrodes were used. These are platinum iridium electrodes, produced by Advanced Bionics, used for studies in animal cochleae and each electrode has an area of approximately 0.2 mm 2 . Fig. 10 shows the measured output voltage across the two electrode sites at I stim =500µA, and 1.05mA. As can be seen from Fig. 10 , the circuit works as expected. The output voltage at the end of each stimulation cycle remains constant and goes to zero without creating any voltage accumulation.
Charge Error
The residual voltage (V residual ) at the end of the stimulation cycle has been measured to determine the remaining charge imbalance. It was measured by connecting an instrumentation amplifier (AD826) in parallel with C L . The output of the amplifier was connected to a 20-bit Table 2 shows the computed charge errors and dc current errors for several values of I stim at 10kΩ+10nF load. The pulse width was set to 50µs and the stimulation cycle to 600µs. For I stim =1.05mA the pulse widths t c and t a were chosen to be 10µs to prevent clipping of I stim . The results show that the charge error and DC current error stay well below the safety limits. The specified industry limit on current mismatch in cochlear implants is 25 nA [20] .
Current and Power Efficiency
For the maximum output current (I stim =1.05mA) through the maximum load (R L = 10kΩ), the current efficiency (defined by the ratio of the load current and the supply current) is 87% as shown in Fig. 11 . The maximum power efficiency is found to be 61%. The power consumption is dominated by the bias sources in the differential amplifier (30µA) and the current through the DACs, depending on the number of bits enabled in the LV DAC (ranging from 40~158µA). The measured quiescent current is 210µA which is limited by the biasing of M 3 . Note that all these bias sources can be switched off when stimulation is not active, yielding very low static power consumption.
Multichannel Operation
The proposed stimulator can be used for multichannel stimulation as shown in Fig. 12 . The reference circuit provides biasing quantities for the LV DAC, HV DAC and amplifier Z m , which can be shared among stimulation channels. The control logic for setting the 7 bit current amplitude and 3 bit current direction/pulse width are received from a programmable controller. 
CONCLUSION
A compact programmable biphasic stimulator chip for cochlear implants has been presented in this paper. A double loop negative feedback topology was employed to increase the output impedance. The circuit can deliver stimulation amplitudes in the range of 10µA~1.05mA for a wide range of electrode-tissue impedances: R L =1kΩ∼10kΩ, C L =1nF~10nF. The current error (<1.6nA) was found to be well below the safety limits. It consumes a very small chip area (0.042mm
2 ) enabling many stimulation channels on a single die. 
